字体设计网站大全,不懂代码怎么做网站,地产金融网站开发,特效网站大全#x1f6a9; WRITE IN FRONT #x1f6a9; #x1f50e; 介绍#xff1a;謓泽正在路上朝着攻城狮方向前进四 #x1f50e;#x1f3c5; 荣誉#xff1a;2021|2022年度博客之星物联网与嵌入式开发TOP5|TOP4、2021|2222年获评百大… WRITE IN FRONT 介绍謓泽正在路上朝着攻城狮方向前进四 荣誉2021|2022年度博客之星物联网与嵌入式开发TOP5|TOP4、2021|2222年获评百大博主、华为云享专家、阿里云专家博主、掘金优秀创作者、全网粉丝量7w、全网访问量100w 本文章内容由 謓泽 原创 如需相关转载请提前告知博主 ⚠ 个人主页謓泽的博客 专栏系列【电子】系列_謓泽的博客 Gitee謓泽 (wsxsx) - Gitee.com ⭐️ 点赞 收藏⭐️ 留言 ✉️ 我们并非登上我们所选择的舞台演出并非我们所选择的剧本
DM9161A DM9161A是一款高性能的以太网物理层收发器PHY它支持MII介质独立接口和RMII减少MII接口两种接口标准并且具有低功耗、低成本、高集成度等特点。在网络通信中PHY负责将数字信号转换为模拟信号然后通过物理介质如双绞线传输到远端设备的PHY再由远端PHY将模拟信号转换为数字信号最终交给网络协议栈进行处理。因此PHY是网络通信中不可或缺的一部分。
描述 DM9161A是一个物理层单芯片低功耗收发器用于100BASE-TX和10BASE-T操作。在媒体端它为100BASE-TX快速以太网提供非屏蔽双绞线5电缆(UTP5)的直接接口或为10BASE-T以太网提供UTP5/UTP3电缆的直接接口。DM9161A通过媒体独立接口(MII)连接到媒体访问控制(MAC)层确保不同厂商的高互操作性。 DM9161a采用低功耗、高性能的先进CMOS工艺。它包含了IEEE802.3u定义的100BASE-TX的全部物理层功能包括物理编码子层(PCS)、物理介质附件(PMA)、双绞线物理介质依赖子层(TP-PMD)、10BASE-TX编/解码器(ENC/DEC)和双绞线媒体访问单元(TPMAU)。DM9161A提供了强大的自动协商功能支持利用自动媒体速度和协议选择。此外由于内置整形滤波器DM9161A不需要外部滤波器在100BASE-TX或10BASE-T以太网操作中将信号传输到媒体。
框图
引脚图 引脚说明
I:输入O:输出Ll:上电/复位锁存输入Z:三态输出、U:高拉、D:低拉。
Pin No.Pin NameI/ODescription16TXER/TXD [4]ITransmit Error/The Fifth TXD Data Bit In 100Mbps mode, when the signal indicates active high and TXEN is active, the HALT symbol substitutes the actual data nibble. In 10Mbps, the input is ignored In bypass mode (bypass BP4B5B), TXER becomes the TXD [4] pin, the fifth TXD data bit of the 5B symbol20,19,18,17TXD [0:3]ITransmit Data 4-bit nibble data inputs (synchronous to the TXCLK) when in 10/100Mbps nibble mode. In 10Mbps GPSI (7-Wired) mode, the TXD [0] pin is used as the serial data input pin, and TXD [1:3] are ignored.21TXENITransmit Enable Active high indicates the presence of valid nibble data on the TXD [0:3] for both 100Mbps and 10Mbps nibble modes. In 10Mbps GPSI (7-Wired) mode, active high indicates the presence of valid 10Mbps data on TXD [0].22TXCLK/ ISOLATEO, Z, LI (D)Transmit Clock The transmitting clock provides the timing reference for the transfer of the TXEN, TXD, and TXER. TXCLK is provided by the PHY 25MHz in 100Mbps nibble mode, 2.5MHz in 10Mbps nibble mode, 10MHz in 10Mbps GPSI (7-Wired) mode ISOLATE Setting: (When power up reset, latch input) 0: Reg 0.10 will be initialized to “0”. (Ref.to 8.1 Basic Control Register) 1: Reg 0.10 will be initialized to “1”.24MDCIManagement Data Clock Synchronous clock for the MDIO management data. This clock is provided by management entity, and it is up to 12.5MHz25MDIOI/OManagement Data I/O Bi-directional management data which may be provided by the station management entity or the PHY29,28,27,26RXD[0:3] /PHYAD[0:3]O, Z, LI (D)Receive Data Output 4-bit nibble data outputs (synchronous to RXCLK) when in 10/100Mbps MII mode In 10Mbps GPSI (7-Wired) mode, the RXD [0] pin is used as the serial data output pin, and the RXD [1:3] are ignored PHY address [0:3] (power up reset latch input) PHY address sensing input pins32MDINTRIO, LI (D)Status Interrupt Output: Whenever there is a status change (link, speed, duplex depend on interrupt register [21] ) The interrupt output assert low when pull up. Asserted high when pull down.
34RXCLK /10BTSERO, Z, LI (U)Receive Clock The received clock provides the timing reference for the transfer of the RXDV, RXD, and RXER. RXCLK is provided by PHY. The PHY may recover the RXCLK reference from the received data or it may derive the RXCLK reference from a nominal clock 25MHz in 100Mbps MII mode, 2.5MHz in 10Mbps MII mode, 10MHz in 10Mbps GPSI (7-Wired) mode 10BTSER only support for 10M mode; (power up reset latch input) 0 GPSI (7-Wired) mode in 10M mode 1 MII mode in 10M mode35CRS /PHYAD[4]O, Z, LI (D)Carrier Sense Detect/ PHYAD[4] Asserted high to indicate the presence of carrier due to receive or transmit activities in half-duplex mode of 10BASE-T or 100BASE-TX. In repeater mode or full-duplex mode, this signal is asserted high to indicate the presence of carrier due to receive activity only This pin is also used as PHYAD [4] (power up reset latch input) PHY address sensing input pin36COL /RMIIO, Z, LI (D)Collision Detection Asserted high to indicate the detection of the collision conditions in half-duplex mode of 10Mbps and 100Mbps. In full-duplex mode, this signal is always logical 0 Reduced MII enable: This pin is also used to select Normal MII or Reduced MII. (power up reset latch input) 0 Normal MII (default) 1 Reduced MII This pin is always pulled low except used as reduced MII37RXDV /TESTMODEO, Z, LI (D)Receive Data Valid Asserted high to indicate that the valid data is presented on the RXD [0:3] Test mode control pin (power up reset latch input) 0 normal operation (default) 1 enable test mode38RXER/RXD[4] /RPTRO, Z, LI (D)Receive Data Error/The Fifth RXD Data Bit of the 5B Symbol Asserted high to indicate that an invalid symbol has been detected In decoder bypass mode (bypass BP4B5B), RXER becomes RXD [4], the fifth RXD data bit of the 5B symbol This pin is also used to select Repeater or Node mode. (power up reset latch input) 0 Node Mode (default) 1 Repeater Mode31LEDMODEILED MODE Select Reference LED function description 0: support Dual-LED 1: Normal LED40RESET#IReset Active low input that initializes the DM9161A
5.2 Media Interface, 4 pins
Pin No.Pin NameI/ODescription3,4RX RXIDifferential Receive Pair Differential data is received from the media7,8TX TXODifferential Transmit Pair/PECL Transmit Pair Differential data is transmitted to the media in TP mode
5.3 LED Interface, 3 pins
Pin No.Pin NameI/ODescription11LED0 /OP0O, LI (U)LED Driver output 0 OP0: (power up reset latch input) This pin is used to control the forced or advertised operating mode of the DM9161A according to the Table A. The value is latched into the DM9161A registers at power-up/reset12LED1 /OP1O, LI (U)LED Driver output 1 OP1: (power up reset latch input) This pin is used to control the forced or advertised operating mode of the DM9161A according to the Table A. The value is latched into the DM9161A registers at power-up/reset13LED2 /OP2O, LI (U)LED Driver output 2 OP2: (power up reset latch input) This pin is used to control the forced or advertised operating mode of the DM9161A according to the Table A. The value is latched into the DM9161A registers at power-up/reset
5.4 Mode, 3 pins
Pin No.Pin NameI/ODescription10PWRDWNIPower Down Control Asserted high to force the DM9161A into power down mode. When in power down mode, most of the DM9161A circuit block’s power is turned off, only the MII management interface (MDC, MDIO) logic is available (the PHY should respond to management transactions and should not generate spurious signals on the MII)). To leave power down mode, the DM9161A needs the hardware or software reset with the PWRDWN pin low14CABLESTS /LINKSTSO, LI (D)Cable Status or Link Status This pin is used to indicate the status of the cable connection when power up reset latch low (Default) 0 Without cable connection 1 With cable connection This pin is used to indicate the status of the Link connection when power up reset latch high 0 With link 1 Without link39DISMDIXI (D)HP Auto-MDIX Control 1: Disable auto mode 0: Enable HP Auto-MDIX mode
5.5 Bias and Clock, 4 pins
Pin No.Pin NameI/ODescription47BGRESGPBandgap Ground48BGRESOBandgap Voltage Reference Resistor 6.8K ohm /- 1%42XT2I/OCrystal Output; REF_CLK input for RMII mode43XT1ICrystal Input
5.6 Power, 12 pins
Pin No.Pin NameI/ODescription1,2AVDDRPAnalog Receive Power output9AVDDTPAnalog Transmit Power output5AGNDPAnalog Receive Ground6AGNDPAnalog Transmit Ground46AGNDPAnalog Substrate Ground23,30,41DVDDPDigital Power15,33,44DGNDPDigital Ground
5.7 Table A (Media Type Selection)
OP2OP1OP0Function000Dual Speed 100/10 HDX001Reserved010Reserved011Manually Select 10TX HDX100Manually Select 10TX FDX101Manually Select 100TX HDX110Manually Select 100TX FDX111Auto-negotiation Enables All Capabilities
5.8 Pin Maps of Normal MII, Reduced MII, and 10Base-T GPSI (7-Wired) Mode
Normal MII ModeReduced MII Mode10Base-T GPSI (7-Wired) ModeTXD [0:1]TXD [0:1]TXD [0] ; TXD [1] NCTXD [2:3]NCNCTXENTXENTXENTXER/TXD [4]NCNCTXCLKNCTXCLKRXD [0:1]RXD [0:1]RXD [0] ; RXD [1] NCRXD[2:3]NCNCRXER/RXD[4]/RPTR/NODERPTR/NODERPTR/NODERXDVCRS DVNCRXCLKNCRXCLKCOLNCCOLCRS (PHYADR [2:4]) (BP4B5B)NCCRSMDCMDCMDCMDIOMDIOMDIORESET#RESET#RESET#XT1 (25 MHz)XT2 (REF_CLK 50MHz)XT1 (25 MHz)
